## FUJITSU SEMICONDUCTOR <br> DATA SHEET

DS07-12518-6E

## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89170/170A Series

## MB89173/P173/174A/P175A/PV170A

## ■ OUTLINE

The MB89170/170A series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a serial interface, a DTMF generator, and external interrupts, making it suitable for circuit control such as required in telephones.
*: F²MC stands for FUJITSU Flexible Microcontroller.
■ FEATURES

- F²MC-8L family CPU core
- Maximum memory space: 64 Kbytes
- Minimum execution time/interrupt processing time MB89170 series: $1.1 \mu \mathrm{~s} / 10 \mu \mathrm{~s}$ (at 3.58 MHz oscillation) MB89170A series: $0.6 \mu \mathrm{~s} / 5.4 \mu \mathrm{~s}$ (at 7.16 MHz oscillation)
- Dual-clock control system
- I/O ports: max. 37 ports
- 21-bit timebase counter
- Watch prescaler
- Watchdog timer
- 8/16-bit timer/counter: 1 channel


## PACKAGE

48-pin Plastic QFP
(FPT-48P-M16)
(MQP-48C-P01)

## MB89170/170A Series

(Continued)

- 8-bit serial I/O: 1 channel
- DTMF generator

Selectable oscillation frequency (MB89170A series only)

- External interrupt 1: 3 channels

Three channels are independent and capable of using for wake-up from low-power consumption modes (with an edge detection function).

- External interrupt 2 (wake-up): 8 channels

Eight channels are independent and capable of using for wake-up from low-power consumption modes (with an " $L$ " level detection function).

- Low-power consumption modes(stop mode, sleep mode, watch mode, and subclock mode)
- CMOS technology


## PRODUCT LINEUP

| Part number Item | MB89173 | MB89P173 | MB89174A | MB89P175A | MB89PV170A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Classification | Mass-produced product (mask ROM product) | One-time PROM product (EPROM product) | Mass-produced product (mask ROM product) | One-time PROM product <br> (EPROM product) | Piggyback/ evaluation product (for evaluation and development) |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $8 \mathrm{~K} \times 8$ bits (internal PROM, to be programmed with general-purpose EPROM programmer) | $12 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal PROM, to be programmed with general-purpose EPROM programmer) | $32 \mathrm{~K} \times 8$ bits (extemal ROM) |
| RAM size | $384 \times 8$ bits |  | $512 \times 8$ bits |  | $1 \mathrm{~K} \times 8$ bits |
| CPU functions | The number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits |  |  |  |  |
|  | Minimum execution 1.1 to $17.6 \mu \mathrm{~s}$ at 3.5 32.768 kHz Interrupt processing 10 to $160 \mu \mathrm{~s}$ at 3.58 32.768 kHz | time: <br> $8 \mathrm{MHz}, 61 \mu \mathrm{~s}$ at <br> time: <br> $\mathrm{MHz}, 562.5 \mu \mathrm{~s}$ at | Minimum instruction execution time: <br> 0.6 to $9.6 \mu \mathrm{~s}$ at $7.16 \mathrm{MHz}, 61 \mu \mathrm{~s}$ at 32.768 kHz <br> Interrupt processing time: <br> 5.4 to $86.4 \mu \mathrm{~s}$ at $7.16 \mathrm{MHz}, 562.5 \mu \mathrm{~s}$ at 32.768 kHz |  |  |
| Ports | Output ports (N-ch open-drain): 5 <br> Output ports (CMOS): 8 <br> I/O ports (CMOS): 24 (16 ports also serve as peripherals.) <br> Total: 37 |  |  |  |  |
| 8/16-bit timer/ counter | 8 bits $\times 2$ ch or 16 bits $\times 1 \mathrm{ch}$, capable of rectangular wave output One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: $2.2 \mu \mathrm{~s}, 35.2 \mu \mathrm{~s}, 563.2 \mu \mathrm{~s}$; when operating at 3.58 MHz ) |  |  |  |  |
| 8-bit serial I/O | 8 bitsLSB/MSB first selectableOne clock selectable from four transfer clocks(one external shift clock, three internal shift clocks: $2.2 \mu \mathrm{~s}, 8.8 \mu \mathrm{~s}, 35.2 \mu \mathrm{~s}$; when operating at 3.58 MHz ) |  |  |  |  |

(Continued)

| Part number Item | MB89173 | MB89P173 | MB89174A | MB89P175A | MB89PV170A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DTMF generator | All ITU-T (the old name: CCITT) tones selectable as output Fixed to oscillation frequency ( 3.58 MHz ) |  | All ITU-T (the old name: CCITT) tones selectable as output Selectable oscillation frequency ( 3.58 MHz or 7.16 MHz ) |  |  |
| External interrupt 1 | 3 independent channels (selectable edge, interrupt vector, source flag) Rising/falling/both edges selectable Used also for wake-up from the watch/stop/sleep mode. (Edge detection is also permitted in the watch/stop mode.) |  |  |  |  |
| External interrupt 2 (wake-up) | 8 independent channels ("L" level interrupt) Used also for wake-up from the watch/stop/sleep mode. (Edge detection is also permitted in the watch/stop mode.) |  |  |  |  |
| Standby mode | Sleep mode, stop mode, watch mode, and subclock mode |  |  |  |  |
| Process | CMOS |  |  |  |  |
| Operating voltage* | 2.2 V to 6.0 V | 2.7 V to 6.0 V | 2.2 V to 6.0 V | 2.7V to 6.0 V |  |
| EPROM for use | $\begin{gathered} \hline \text { MBM27C256A } \\ -20 T V M \end{gathered}$ |  |  |  |  |

* : Varies with conditions such as the operating frequency and the assurance range for the DTMF generator.(See "■ Electrical Characteristics.")

PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89173 <br> MB89P173 <br> MB89174A <br> MB89P175A | MB89PV170A |
| :---: | :---: | :---: |
| FPT-48P-M16 | 0 | $\times$ |
| MQP-48C-P01 | $\times$ | $\bigcirc$ |

$O$ : Available $\quad \times$ :Not available
Note: For more information about each package, see "■ Package Dimensions."

## MB89170/170A Series

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used.

## 2. Current Consumption

In the case of the MB89PV170A, added is the current consumed by the EPROM which is connected to the top socket.

## 3. Mask Options

Functions that can be selected as options and how to designate these options vary with the product.
Before using options, check "■ Mask Options."
Take particular care on the following points:

- Pull-up resistor option cannot be set for P40 to P44 on the MB89P175A.
- Each option is fixed on the MB89PV170A.


## PIN ASSIGNMENT

(Top view)

(FPT-48P-M16)
(Top view)

(MQP-48C-P01)

- Pin assignment on package top (MB89PV170A only)

| Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name | Pin no. | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | VPP | 57 | N.C. | 65 | O4 | 73 | $\overline{\mathrm{OE}}$ |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | O7 | 76 | A9 |
| 53 | A5 | 61 | O1 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | $\overline{\text { CE }}$ | 78 | A13 |
| 55 | A3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | V $_{\text {cc }}$ |

N.C.: Internally connected. Do not use.

## MB89170/170A Series

## PIN DESCRIPTION

| Pin no. <br> QFP"1 MQFP ${ }^{\text {² }}$ | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 5 | X0 | A | Main clock crystal oscillator pins |
| 6 | X1 |  |  |
| 8 | X0A | B | Subclock oscillation pins ( 32.768 kHz ) |
| 9 | X1A |  |  |
| 3 | MODO | C | Operation mode selecting pins Connect directly to Vcc or Vss. |
| 4 | MOD1 |  |  |
| 2 | $\overline{\mathrm{RST}}$ | D | Reset I/O pin <br> This pin is of an N-ch open-drain output type with pull-up resistor and of hysteresis input type. <br> "L" is output from this pin by an internal reset source (optional function). <br> The internal circuit is initialized by the input of "L". |
| 34 to 27 | P00/INT20 to P07/INT27 | E | General-purpose I/O ports <br> Also serve as an external interrupt 2 input (wake-up function). <br> External interrupt input is a hysteresis input. |
| 26 to 20, 18 | P10 to P17 | F | General-purpose I/O ports |
| 17 to 10 | P20 to P27 | H | General-purpose output ports |
| 42 | P30/SCK | G | General-purpose I/O port <br> Also serves as the clock I/O for the 8 -bit serial I/O. <br> This port is of hysteresis input type. |
| 41 | P31/SO | G | General-purpose I/O port <br> Also serves as the data output for the 8 -bit serial I/O. <br> This port is of hysteresis input type. |
| 40 | P32/SI | G | General-purpose I/O port <br> Also serves as the data input for the 8-bit serial I/O. <br> This port is of hysteresis input type. |
| 39 | P33/EC | G | General-purpose I/O port <br> Also serves as an external clock input for a 8-bit timer/ counter. <br> This port is of hysteresis input type. |
| 38 | P34/TO/INT0 | G | General-purpose I/O port Also serves as the overflow output for the 8-bit timer/counter and an external interrupt 1 input. <br> This port is of hysteresis input type. |
| $\begin{aligned} & 36, \\ & 37 \end{aligned}$ | P36/INT2, P35/INT1 | G | General-purpose I/O ports <br> Also serve as an external interrupt 1 input. <br> These ports are of hysteresis input type. |

*1: FPT-48P-M16
(Continued)
*2: MQP-48C-P01
(Continued)

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { QFP' }^{+1} \\ & \text { QQFP } \end{aligned}$ |  |  |  |
| 35 | P37/BZ | G | General-purpose I/O port Also serves as a buzzer output. This port is of hysteresis input type. |
| 48 to 44 | P40 to P44 | 1 | N-ch open-drain output ports |
| 1 | DTMF | $J$ | DTMF signal output pin |
| 7 | Vcc | - | Power supply pin |
| 19, 43 | Vss | - | Power supply (GND) pin |

*1: FPT-48P-M16
*2: MQP-48C-P01

- External EPROM pins (the MB89PV170A only)

| Pin no. MQFP | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 49 | VPP | 0 | "H" level output pin |
| $\begin{aligned} & 50 \\ & 51 \\ & 52 \\ & 53 \\ & 54 \\ & 55 \\ & 58 \\ & 59 \\ & 60 \end{aligned}$ | A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | O | Address output pins |
| $\begin{aligned} & 61 \\ & 62 \\ & 63 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} 3 \end{aligned}$ | 1 | Data input pins |
| 64 | Vss | 0 | Power supply (GND) pin |
| $\begin{aligned} & 65 \\ & 66 \\ & 67 \\ & 68 \\ & 69 \end{aligned}$ | O4 05 06 07 08 | I | Data input pins |
| 70 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin Outputs "H" during standby. |
| 71 | A10 | O | Address output pin |
| 73 | $\overline{\mathrm{OE}}$ | O | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & 75 \\ & 76 \\ & 77 \\ & 78 \\ & 79 \end{aligned}$ | A11 <br> A9 <br> A8 <br> A13 <br> A14 | O | Address output pins |
| 80 | Vcc | 0 | EPROM power supply pin |
| $\begin{aligned} & 56 \\ & 57 \\ & 72 \\ & 74 \end{aligned}$ | N.C. | - | Internally connected pin Be sure to leave them open. |

*:MQP-48C-P01

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | Main clock <br> - Oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5 \mathrm{~V}$ |
| B |  | Subclock <br> - Oscillation feedback resistor of approximately 4.5 M $\Omega / 5 \mathrm{~V}$ <br> - When single clock mode is selected, the switch is open. |
| C | $\square \square$ |  |
| D |  | - Output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5 \mathrm{~V}$ <br> - Hysteresis input |
| E |  | - CMOS output <br> - CMOS input <br> - Hysteresis input <br> - Pull-up resistor optional |

(Continued)

## MB89170/170A Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional |
| G |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |
| H |  | - CMOS output |
| I |  | - N-ch open-drain output <br> - Pull-up resistor optional |
| J |  | - DTMF analog output |

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damaged elements. When using, take great care not to exceed the absolute maximum ratings.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down registor.

## 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 4. Power Supply Voltage Fluctuations

Although operating is assured within the rated range of $\mathrm{Vcc}_{\text {cc }}$ power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 5. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## PROGRAMMING TO THE EPROM ON THE MB89P173 AND MB89P175A

The MB89P173 is an OTPROM (one-time PROM) versions of the MB89170 series, and the MB89P175A is of the MB89170A series.

## 1. Features

- 8-Kbyte (MB89P173), 16-Kbyte (MB89P175A) PROM on chip
- Options can be set using the EPROM programmer (MB89P175A only).
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 8 -Kbyte PROM,16-Kbyte PROM and option area is diagrammed below.


## 3. Programming to the EPROM

In EPROM mode, the MB89P173 and MB89P175A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

- Programming procedure (MB89P173)
(1) Set the EPROM programmer for the MBM27C256A.
(2) Load program data into the EPROM programmer at $6000_{\text {н }}$ to 7 FFFF $_{H}$ (note that addresses E000 to 0 FFFF ${ }_{H}$ while operating as a single chip correspond to 6000н to 7FFFH in EPROM mode).
(3) Program the data to the EPROM with the EPROM programmer.
- Programming procedure (MB89P175A)
(1) Set the EPROM programmer for the MBM27C256A.
(2) Load program data into the EPROM programmer at $4000_{\text {н }}$ to 7 FFFF $_{H}$ (note that addresses $\mathrm{COOO}_{\mathrm{H}}$ to 0 FFFF ${ }_{H}$ while operating as a single chip assign to 4000 н to 7 FFFн in EPROM mode).
Load option data into addresses 3FF0н to 3FF6н of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options (MB89P175A Only).")
(3) Program the data to the EPROM with the EPROM programmer.


## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of $100 \%$ cannot be assured at all times.
6. EPROM Programmer Socket Adapter

| Part number | Package | Compatible socket adapter <br> Sun Hayato Co., Ltd. |
| :--- | :--- | :--- |
| MB89P175A | QFP-48P | ROM-48QF-28DP-8L |

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

## MB89170/170A Series

## 7. Setting OTPROM Options (MB89P175A Only)

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vacancy | Vacancy | Vacancy | Clock mode | Reset pin |  | Oscillation stabilization time |  |
| 3FFOH | Readable and witable | Readable and witable | Readable and writable | 1: 1 clock 0: 2 clocks | $\begin{aligned} & \text { output } \\ & \text { 1:Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & \text { 1:Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & 002^{3 /} / \mathrm{F}_{\mathrm{CH}} \\ & 012^{12 /} / \mathrm{F}_{\mathrm{CH}} \end{aligned}$ | $\begin{aligned} & 102^{16 / F_{C H}} \\ & 112^{18} / \mathrm{F}_{\mathrm{CH}} \end{aligned}$ |
| 3FF1H | P07 <br> Pull-up <br> 1:Yes <br> 0 : No | P06 <br> Pull-up <br> 1:Yes <br> 0 : No | P05 <br> Pull-up <br> 1:Yes <br> 0 : No | P04 <br> Pull-up <br> 1:Yes <br> 0: No | P03 Pull-up 1:Yes 0 : No | P02 <br> Pull-up <br> 1:Yes <br> 0 : No | P01 Pull-up 1:Yes 0: No | P00 Pull-up 1:Yes 0 : No |
| 3FF2н | P17 <br> Pull-up <br> 1:Yes <br> 0: No | P16 <br> Pull-up <br> 1:Yes <br> 0 : No | P15 <br> Pull-up <br> 1:Yes <br> 0 : No | P14 <br> Pull-up <br> 1:Yes <br> 0 : No | P13 <br> Pull-up <br> 1:Yes <br> 0 : No | P12 <br> Pull-up <br> 1:Yes <br> 0 : No | P11 <br> Pull-up <br> 1:Yes <br> 0 : No | P10 Pull-up 1:Yes 0 : No |
| 3FF3н | P37 <br> Pull-up <br> 1:Yes <br> 0: No | P36 <br> Pull-up <br> 1:Yes <br> 0: No | P35 <br> Pull-up <br> 1:Yes <br> 0: No | P34 <br> Pull-up <br> 1:Yes <br> 0: No | P33 <br> Pull-up <br> 1:Yes <br> 0: No | P32 <br> Pull-up <br> 1:Yes <br> 0 : No | P31 <br> Pull-up <br> 1:Yes <br> 0 : No | P30 <br> Pull-up <br> 1:Yes <br> 0: No |
| 3FF4н | Vacancy <br> Readable and writable | Vacancy <br> Readable and witable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and witable |
| 3FF5 | Vacancy <br> Readable and writable | Vacancy <br> Readable and witable | Vacancy <br> Readable and writable | Vacancy <br> Readable and witable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and witable |
| 3FF6н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |

Note: Each bit is set to ' 1 ' as the initialized value, therefore the pull-up option is selected.

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

## 1. EPROM for Use

MBM27C256A-20TVM

## 2. Programming Socket Adapter

To program to the EPROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

| Package | Socket adapter part number |
| :---: | :---: |
| LCC-32(Square) | ROM-32LC-28DP-S |

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
FAX (81)-3-5396-9106

## 3. Memory Space

Memory space in each mode, such as 32-Kbyte EPROM, is diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer for the MBM27C256A.
(2) Load program data into the EPROM programmer at 0000 н to 7 FFFн.
(3) Program with the EPROM programmer.

## BLOCK DIAGRAM



## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89170/170A series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89170/170A series is structured as illustrated below.


## MB89170/170A Series

## 2. Registers

The F${ }^{2} \mathrm{MC}$-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions
Accumulator (A):
A 16-bit temporary register for arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which is used for arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX):
A 16-bit register for index modification
Extra pointer (EP) :
A 16-bit pointer for indicating a memory address
Stack pointer (SP) :
A 16-bit pointer for indicating a stack area
Progam status (PS) :
A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

Structure of the Program Status Register


The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 ' when a carry or a borrow from bit 3 to bit 4 occurs as a result of arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low |

$N$-flag: Set to ' 1 ' if the MSB becomes ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' otherwise.
Z-flag: Set to ' 1 ' when an arithmetic operation results in ' 0 '. Cleared to '0' otherwise.
V-flag: Set to ' 1 ' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89170/170A Series

The following general-purpose registers are provided:
General-purpose register: An 8-bit register for storing data
The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89170/170A. The bank currently in use is indicated by the register bank pointer(RP).

## Register Bank Configuraiton

This address $=0100 \mathrm{H}+8 \times(\mathrm{RP})$


## I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04н | (R/W) | PDR2 | Port 2 data register |
| 05 |  |  | Vacancy |
| 06н |  |  | Vacancy |
| 07 ${ }^{\text {H}}$ | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog control register |
| ОАн | (R/W) | TBTC | Timebase timer control register |
| 0 BH | (R/W) | WPCR | Watch prescaler control register |
| 0 CH | (R/W) | PDR3 | Port 3 data register |
| ODH | (R/W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| $0 \mathrm{FH}_{\mathrm{H}}$ | (R/W) | BZCR | Buzzer register |
| 10 H |  |  | Vacancy |
| 11н |  |  | Vacancy |
| 12н |  |  | Vacancy |
| 13H |  |  | Vacancy |
| 14 H |  |  | Vacancy |
| 15 H |  |  | Vacancy |
| 16 н |  |  | Vacancy |
| 17 H |  |  | Vacancy |
| 18н | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| 1 Ан $^{\text {¢ }}$ | (R/W) | T2DR | Timer 2 data register |
| 1 Вн | (R/W) | T1DR | Timer 1 data register |
| 1 CH | (R/W) | SMR | Serial mode register |
| 1䉼 | (R/W) | SDR | Serial data register |
| $1 \mathrm{E}_{\text {н }}$ |  |  | Vacancy |
| 1 FH |  |  | Vacancy |

(Continued)

## MB89170/170A Series

(Continued)

| Address | Read/write * | Register name | Register description |
| :---: | :---: | :---: | :---: |
| $2 \mathrm{H}_{\mathrm{H}}$ | (R/W) | DTMC | DTMF control register |
| 21н | (R/W) | DTMD | DTMF data register |
| 22н |  |  | Vacancy |
| 23н | (R/W) | EIC1 | External interrupt control register 1 |
| 24н | (R/W) | EIC2 | External interrupt control register 2 |
| 25- to 31н |  |  | Vacancy |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register |
| 33 | (R/W) | EIF2 | External interrupt 2 flag register |
| 34 to 7Вн |  |  | Vacancy |
| 7С | (W) | ILR1 | Interrupt level setting register 1 |
| 7Dн | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F\% |  |  | Vacancy |

* R/W: Readable and writable

R: Read only
W: Write only
Note: Do not use vacancies.

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc | Vss -0.3 | Vss +7.0 | V |  |
| Input voltage | V | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | Except P40 to P44 |
|  | V12 | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | P40 to P44 (with pull-up option) |
|  |  | Vss-0.3 | Vss +7.0 | V | P40 to P44 (without pull-up option) |
| Output voltage | Vo | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | Except P40 to P44 |
|  | Vo2 | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | P40 to P44 (with pull-up option) |
|  |  | Vss-0.3 | Vss +7.0 | V | P40 to P44 (without pull-up option) |
| "L" level maximum output current | loz | - | 10 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 20 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -10 | mA |  |
| "H" level average output current | lohav | - | -2 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | Elon | - | -25 | mA |  |
| " H " level total average output current | Elohav | - | -10 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Po | - | 200 | mW |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB89170/170A Series

## 2. Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | 2.2* | 6.0* | V | Normal operation assurance range* MB89174A/173 |
|  |  | 2.7* | 6.0* | V | Normal operation assurance range* MB89PV170A/P175A/P173 |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in the stop mode |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*:These values vary with the operating frequency, instruction cycle, and the assurance range for the DTMF generator. See Figure 1 and "(7) Electrical Characteristics of DTMF Generator" in "4. AC characteristics."

Figure 1 Operating Voltage vs. Main Clock Operating Frequency


Note: The shaded area is assured only for the MB89170A.

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{Fch}$.
Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB89170/170A Series

## 3. DC Characteristics

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | VIH | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17 } \end{aligned}$ | - | 0.7 Vcc | - | V cc +0.3 | V |  |
|  | VIHs | $\overline{\mathrm{RST}}$, <br> MOD0, MOD1, <br> P30 to P37, <br> $\overline{\text { INT20 to } \overline{\text { INT27 }}}$ |  | 0.8 Vcc | - | V cct +0.3 | V |  |
| "L" level input voltage | VIL | $\begin{aligned} & \text { P00 to P07, } \\ & \text { PIO to PI7 } \end{aligned}$ |  | Vss - 0.3 | - | 0.3 Vcc | V |  |
|  | Vıss | $\overline{\mathrm{RST}}$, <br> MOD0, MOD1, <br> P30 to P37, <br> $\overline{\text { INT20 to } \overline{\text { INT27 }}}$ |  | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin applied voltage | V | P40 to P44 |  | Vss - 0.3 | - | Vss +6.0 | V |  |
| "H" level output voltage | Voн | P00 to P07, P10 to P17, P20 to P27, P30 to P37 | $\mathrm{O} \mathrm{OH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
| "L" level output voltage | Vol1 | P00 to P07, <br> P10 to P17, <br> P20 to P27, <br> P30 to P37, <br> P40 to P44 | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL2 | $\overline{\text { RST }}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.6 | V |  |
| Input leakage current (Hi-z output leakage current) | $1 \mathrm{Ll1}$ | P00 to P07, <br> P10 to P17, <br> P20 to P27, <br> P30 to P37, <br> P40 to P44, <br> MODO, MOD1 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\text {cc }}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Rpull | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P30 to P37, } \\ & \frac{\text { P40 to P44, }}{\text { RST }} \end{aligned}$ | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ | With pull-up resistor |

(Continued)
(Continued)
$\left(\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply voltage* | Icc | Vcc (when DTMF is not operating) | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ <br> $\mathrm{F}_{\text {сн }}=3.58 \mathrm{MHz}$ <br> - Main clock operation mode <br> - Highest gear speed | - | 3.5 | 8 | mA | $\begin{aligned} & \hline \text { MB89173/ } \\ & 174 \mathrm{~A} \end{aligned}$ |
|  |  |  |  | - | 6.5 | 10 | mA | $\begin{aligned} & \text { MB89P173/ } \\ & \text { P175A } \end{aligned}$ |
|  | Iccs 1 |  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ <br> Fсн $=3.58 \mathrm{MHz}$ <br> - Main clock sleep mode <br> - Highest gear speed | - | 2 | 5 | mA |  |
|  | Iccs2 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V} \\ & \mathrm{FcL}=32.768 \mathrm{kHz} \end{aligned}$ <br> - Subclock sleep mode | - | 25 | 50 | $\mu \mathrm{A}$ |  |
|  | Іссн |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> - Subclock stop mode <br> - Main clock stop mode in single clock system | - | - | 1 | $\mu \mathrm{A}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V} \mathrm{cc}=3.0 \mathrm{~V} \\ & \mathrm{FcL}=32.768 \mathrm{kHz} \end{aligned}$ | - | 50 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { MB89173/ } \\ & 174 \mathrm{~A} \end{aligned}$ |
|  | Icsb |  | - Subclock operation mode | - | 1 | 3 | mA | $\begin{aligned} & \text { MB89P173/ } \\ & \text { P175A } \end{aligned}$ |
|  | Icct |  | $V_{c c}=3.0 \mathrm{~V}$ <br> - Watch mode | - | - | 15 | $\mu \mathrm{A}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~F}_{\mathrm{cH}}=3.58 \mathrm{MHz} \end{aligned}$ | - | 5.5 | 10 | mA | $\begin{aligned} & \text { MB89173/ } \\ & 174 \mathrm{~A} \end{aligned}$ |
|  | ld | Vcc (when DTMF is operating) | - Main clock operation mode <br> - Highest gear speed | - | 8.5 | 13 | mA | $\begin{aligned} & \text { MB89P173/ } \\ & \text { P175A } \end{aligned}$ |
| Input capacitance | Cin | Other than Vcc, Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

[^0]
## 4. AC Characteristics

(1) Reset Timing


(2) Power-on Reset

| Parameter | Symbol |  |  |  |  | ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tR | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the oscillation stabilization time selected.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.
$\square$
(3) Clock Timing

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | - | 1 | - | 3.58 | MHz | MB89173/P173 |
|  |  |  |  | 1 | - | 7.16 | MHz | MB89174A/ P175A/PV170A |
|  | FcL | X0A, X1A |  | - | 32.768 | - | kHz | Subclock |
| Clock cycle time | thcyL | X0, X1 |  | 280 | - | 1000 | ns | MB89173/P173 |
|  |  |  |  | 140 | - | 1000 | ns | MB89174A/ P175A/PV170A |
|  | tıcyl | X0A, X1A |  | - | 30.5 | - | $\mu \mathrm{s}$ | Subclock |
| Input clock pulse width | $\begin{aligned} & \text { Pwh } \\ & \text { PwL } \end{aligned}$ | X0 |  | 20 | - | - | ns | External clock |
|  | Pwhl Pwll | X0A |  | - | 15.2 | - | $\mu \mathrm{S}$ | External clock |
| Input clock rising/falling time | $\begin{aligned} & \mathrm{tcR} \\ & \mathrm{tcF} \end{aligned}$ | X0, X0A |  | - | - | 10 | ns | External clock |

- Main Clock Timing Condition

- Main Clock Configurations



## MB89170/170A Series

- Subclock Timing Condition

- Subclock Configurations

(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | $\mu \mathrm{S}$ | $(4 / \mathrm{Fc})$ tinst $=1.1 \mu \mathrm{~s}$ when operating at $\mathrm{F}_{\mathrm{C}}=3.58 \mathrm{MHz}$ |
|  |  | 2/Fcı | $\mu \mathrm{s}$ | $\text { tinst }=61.036 \mu \mathrm{~s} \text { when operating at FcL }$ $=32.768 \mathrm{kHz}$ |

(5) Recommend Resonator Manufacturers

- Sample Application of Piezoelectric Resonator (FAR Family)
(MB89170 series only)


| FAR part number <br> (built-in capacitor type) | Frequency <br> $(\mathbf{M H z})$ | Initial deviation of FAR <br> frequency <br> $\left(\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}\right)$ | Temperature <br> characteristics of <br> FAR frequency <br> $\left(\mathrm{TA}_{\mathrm{A}}=-\mathbf{2 0}^{\circ} \mathrm{C}+60^{\circ} \mathrm{C}\right)$ | Loading <br> capacitors*2 |
| :--- | :---: | :---: | :---: | :---: |
| FAR-C4 $\square \mathrm{A}-03580-\square 01$ | 3.58 | $\pm 0.5 \%$ | $\pm 0.5 \%$ | Built-in |

Inquiry: FUJITSU LIMITED
(6) Serial I/O Timing

| $\left(\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V}_{ \pm} 10 \%, \mathrm{~V}_{\text {ss }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tslov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK | tivs | SI, SCK |  | 0.5 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 0.5 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tsHSL | SCK | External shift clock mode | 1 tinst********** | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tslsh |  |  | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tslov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 0.5 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 0.5 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."


## MB89170/170A Series

- Internal Shift Clock Mode

- External Shift Clock Mode



## (7) Peripheral Input Timing

| Parameter | Symbol | Pin name | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width 1 | tıİ1 | EC, INTO to INT2, INT20 to INT27 | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width 1 | thill |  | 2 tinst* | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."

(8) Electrical Characteristics of DTMF Generator

| Parameter | Symbol | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Operating voltage range | - | - | 3.0 | - | 6.0 | V | MB89P173 |
|  |  |  | 2.4 | - | 6.0 | V | MB89173/174A/P175A |
| Output load requirements | Ro | $\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}$ to 6.0 V | 30 | - | - | $\mathrm{k} \Omega$ | Defined when the DTMF pin is connected to a pull-down resistor for the MB89P173. |
|  |  | $\mathrm{Vcc}=3.0 \mathrm{~V}$ to 4.5 V | 200 | - | - | k $\Omega$ |  |
|  |  | - | 30 | - | - | $\mathrm{k} \Omega$ | Defined when the DTMF pin is connected to a pull-down resistor for the MB89173/174A/P175A |
| DTMF output offset voltage (at signal output) | Vmof | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 2.4 | - | V | When the DTMF pin is open for MB89P173. |
|  |  |  | - | 0.6 | - | V | When the DTMF pin is open for the MB89173/ 174A/P175A. |
| DTMF output amplitude (COL single tone) | Vmfoc | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | 450 | 530 | 600 | mV P-p | When DTMF pin is open. |
| DTMF output amplitude (ROW single tone) | VmFor | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | 350 | 420 | 480 | mV P-p |  |
| Difference between COL and ROW levels | RmF | - | 1.6 | 2.0 | 2.4 | dB |  |

## EXAMPLE CHARACTERISTICS

## (1) "L" Level Output Voltage


(3) "H" Level Input Voltage/"L"ow Level Input Voltage (CMOS Input)

(2) "H" Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


VIHS . Threshold when input voltage in hysteresis characteristics is set to "H" level
Vils: Threshold when input voltage in hysteresis characteristics is set to "L" level
(5) Power Supply Current

(6) Pull-up Resistance


## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i = 0 to 7$)$ |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents at address ‘ $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) $)$ |
| $((\times))$ | The address indicated by the contents at address ' $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim$ | The number of instructions |
| \#: | The number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A changed content of the $\mathrm{TL}, \mathrm{TH}$ and AH when instruction is executed. Symbols in the <br> column indicate the following: |
|  | - "-"indicates no change. |
|  | • dH is the 8 upper bits of operation description data. |
|  | • AL and AH must become the contents of AL and AH prior to the instruction executed. |
|  | - 00 becomes 00. |

## MB89170/170A Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $(\mathrm{dir}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow$ (A) | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ ext $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $((E P)) \leftarrow(A)$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | (A) $\leftarrow \mathrm{d} 8$ | AL | - | - | + + - - | 04 |
| MOV A,dir | 3 | 2 | (A) $\leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+\text { off })\end{array}\right.$ | AL | - | - | + + | 06 |
| MOV A,ext | 4 | 3 | $(\mathrm{A}) \leftarrow$ (ext) | AL | - | - | + + | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}\text { ( })\end{array}\right)$ | AL | - | - | + + | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP})$ ) | AL | - | - | + | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | $(\mathrm{dir}) \leftarrow \mathrm{d} 8$ | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow$ d8 | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $($ ext $) \leftarrow(A H),(e x t+1) \leftarrow(A L)$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow$ (dir), $(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((I X)+\mathrm{off}), \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1) \end{aligned}$ | AL | AH | dH | + | C6 |
| MOVW A,ext | 5 | 3 | $(A H) \leftarrow($ ext $),(A L) \leftarrow(e x t+1)$ | AL | AH | dH | $++$ | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A})),(\mathrm{AL}) \leftarrow((\mathrm{A}) \mathrm{)}+1)$ | AL | AH | dH | + + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP})),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + | C7 |
| MOVW A,EP | 2 | 1 | $(A) \leftarrow(E P)$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow$ (T) | - | - | - | ---- | 82 |
| MOVW @A, T | 4 | 1 | $($ (A) ) $\leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow$ ( A$)$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir) $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: b | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A,T | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | (A) $\leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Note: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{d} 8+\mathrm{C}$ | - | - | - | + + | 24 |
| ADDC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ dir $)+\mathrm{C}$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{X})+$ off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{EP}))+\mathrm{C}$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{AL})+(\mathrm{TL})+\mathrm{C}$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-\mathrm{d} 8-\mathrm{C}$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-$ (dir) -C | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{X})+\mathrm{off})-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{EP}))-\mathrm{C}$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T})-(\mathrm{A})-\mathrm{C}$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | (A) $\leftarrow(\mathrm{A})+1$ | - | - | dH | + + | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + - | D8 toDF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftrightarrows$ | - | - | - | + + + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) -d 8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) - ( (EP) ) | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ dir $)$ | - | - | - | + + R - | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | , | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)

## MB89170/170A Series

(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | (A) $\leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6 F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee d 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | (A) $\leftarrow(\mathrm{AL}) \vee((\mathrm{EP}))$ | - | - | - | + + R- | 77 |
| OR A,@IX +off | 4 | 2 | (A) $\leftarrow(\mathrm{AL}) \vee($ (IX) + off $)$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7 F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | +++ | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | +++ + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d 8 | - | - | - | ++++ | 98 to 9 F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - |  | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $Z=1$ then $P C \leftarrow P C+$ rel | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO R rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $N=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | _ | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall \mathrm{~N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $V \forall \mathrm{~N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b ) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b$)=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - |  | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - |  | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | _ | _ |  | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 The Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | --- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | --- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | --- | 51 |
| NOP | 1 | 1 |  | - | - | - | ---- | 00 |
| CLRC | 1 | 1 |  |  | - | 81 |  |  |
| SETC | 1 | 1 |  |  | - | - | $---S$ | 91 |
| CLRI | 1 | 1 |  | - | - | - | ---- | 80 |
| SETI |  |  |  | - | - | ---- | 90 |  |


| L H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | PUSHW A | $\begin{array}{ll} \hline \text { POPW } & \\ & \text { A } \end{array}$ | MOV <br> A,ext | MOVW <br> A,PS | CLRI | SETI | CLRB <br> dir: 0 | BBC dir: 0 , rel | INCW A | DECW <br> A | JMP <br> @A | MOVW A,PC |
| 1 | MULU A | DIVU <br> A | JMP addr16 | CALL addr16 | PUSHW IX | POPW IX | MOV ext,A | MOVW PS,A | CLRC | SETC | CLRB dir: 1 | BBC dir: 1,rel | INCW SP | ${ }_{\text {DECW }}$ | MOVW SP,A | MOVW A,SP |
| 2 | ROLC <br> A | CMP <br> A | ADDC | SUBC <br> A | $\mathrm{XCH}_{\mathrm{A}, \mathrm{~T}}$ | XOR <br> A | AND <br> A | OR <br> A | MOV <br> @A,T | $\begin{aligned} & \text { MOV } \\ & \text { A,@A } \end{aligned}$ | CLRB <br> dir: 2 | BBC dir: 2,rel | INCW <br> IX | DECW <br> IX | MOVW <br> IX,A | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | $\begin{array}{r} \text { ADDCW } \\ \text { A } \end{array}$ | SUBCW $\mathrm{A}$ | XCHW $\text { A, } \mathrm{T}$ | XORW <br> A | ANDW <br> A | ORW <br> A | MOVW @A,T | MOVW A, @A | CLRB <br> dir: 3 | BBC dir: 3,rel | INCW | DECW <br> EP | MOVW <br> EP,A | MOVW A, EP |
| 4 | $\begin{array}{\|c\|} \hline \text { MOV } \\ \text { A,\#d8 } \end{array}$ | CMP A,\#d8 | $\begin{gathered} \text { ADDC } \\ \text { A,\#d8 } \end{gathered}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,\#d8 } \end{aligned}$ |  | XOR <br> A,\#d8 | AND A,\#d8 | OR <br> A,\#d8 | DAA | DAS | CLRB dir: 4 | BBC dir: 4, rel | MOVW <br> A,ext | MOVW ext,A | MOVW <br> A,\#d16 | XCHW A,PC |
| 5 | MOV <br> A,dir | CMP <br> A,dir | $\begin{aligned} & \text { ADDC }{ }^{\text {Alir }} \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { SUBC } \\ \text { A,dir } \end{array}$ | MOV <br> dir,A | XOR <br> A,dir | AND <br> A,dir | OR <br> A,dir | MOV dir,\#d8 | CMP <br> dir,\#d8 | CLRB <br> dir:5 | BBC dir: 5 ,rel | MOVW <br> A, dir | MOVW dir,A | MOVW SP,\#d16 | XCHW A,SP |
| 6 | MOV <br> A,@IX+d | CMP <br> A,@IX+d | ADDC <br> A,@IX +d | $\begin{aligned} & \text { SUBC } \\ & \text { A,@\|X +d } \end{aligned}$ | MOV <br> @IX +d,A | $\begin{aligned} & \text { XOR } \\ & \text { A,@IX +d } \end{aligned}$ | AND <br> A, @IX +d | OR <br> A,@1X+d | MOV <br> @IX+d,\#d8 | CMP <br> @\|X+d,\#d8 | CLRB dir: 6 | BBC dir: 6,rel | $\begin{aligned} & \text { MOVW } \\ & \text { A,@IX +d } \end{aligned}$ | MOVW @lX +d,A | MOVW <br> IX,\#d16 | XCHW <br> A,IX |
| 7 | MOV A,@EP | CMP A,@EP | $\begin{aligned} & \text { ADDC } \\ & \text { A,@EP } \end{aligned}$ | SUBC A,@EP | MOV @EP,A | XOR <br> A, @EP | AND A,@EP | OR <br> A,@EP | MOV @EP,\#d8 | CMP <br> @EP,\#d8 | CLRB <br> dir: 7 | BBC dir: 7,rel | MOVW A, @EP | MOVW @EP,A | MOVW EP,\#d16 | XCHW A, EP |
| 8 | $\mathrm{MOV}_{\mathrm{A}, \mathrm{RO}}$ | $\mathrm{CMP}_{\mathrm{A}, \mathrm{RO}}$ | $\begin{array}{r} \text { ADDC } \\ \text { A,RO } \end{array}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,RO } \end{aligned}$ | $\mathrm{MOV}_{\mathrm{RO}, \mathrm{~A}}$ | $\begin{array}{r} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{RO} \end{array}$ | AND <br> A,R0 | OR <br> A,RO | MOV R0,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { R0,\#d8 } \end{aligned}$ | SETB <br> dir: 0 | BBS dir: 0 ,rel | INC <br> R0 | DEC <br> RO | CALLV <br> \#0 | BNC <br> rel |
| 9 | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R} 1}$ | CMP <br> A,R1 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R1 } \end{aligned}$ | $\underset{\text { A,R1 }}{\text { SUBC }}$ | $\mathrm{MOV}_{\mathrm{R} 1, \mathrm{~A}}$ | XOR <br> A,R1 | AND <br> A,R1 | OR <br> A,R1 | MOV R1,\#d8 | CMP R1,\#d8 | SETB <br> dir: 1 | BBS dir: 1,rel | INC <br> R1 | DEC <br> R1 | CALLV <br> \#1 | $\mathrm{BC}$ <br> rel |
| A | $\text { MOV } \quad \text { A,R2 }$ | CMP <br> A,R2 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R2 } \end{aligned}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,R2 } \end{aligned}$ | MOV <br> R2,A | $\begin{array}{r} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 2 \end{array}$ | AND <br> A,R2 | OR <br> A,R2 | MOV R2,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { R2,\#d8 } \end{aligned}$ | SETB dir:2 | BBS <br> dir: 2,rel | INC <br> R2 | DEC <br> R2 | CALLV <br> \#2 | \|BP <br> rel |
| B | $\text { MOV } \mathrm{A}, \mathrm{R} 3$ | $\mathrm{CMP}_{\mathrm{A}, \mathrm{R} 3}$ | $\begin{array}{r} \text { ADDC } \\ \text { A,R3 } \end{array}$ | $\begin{gathered} \text { SUBC } \\ \text { A,R3 } \end{gathered}$ | $\mathrm{MOV}_{\mathrm{R} 3, \mathrm{~A}}$ | $\begin{array}{r} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 3 \end{array}$ | AND <br> A,R3 | OR <br> A,R3 | MOV R3,\#d8 | $\begin{array}{\|l\|l} \text { CMP } \\ \text { R3,\#d8 } \end{array}$ | SETB dir:3 | BBS dir: 3,rel | INC <br> R3 | DEC <br> R3 | CALLV <br> \#3 | BN <br> rel |
| C | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R4}}$ | CMP <br> A,R4 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R4 } \end{aligned}$ | $\begin{array}{\|c\|} \text { SUBC } \\ \text { A,R4 } \end{array}$ | $\mathrm{MOV}_{\mathrm{R} 4, \mathrm{~A}}$ | $\begin{array}{\|l\|} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R4} \end{array}$ | AND <br> A,R4 | OR <br> A,R4 | MOV R4,\#d8 | CMP R4,\#d8 | SETB <br> dir: 4 | BBS <br> dir: 4, rel | INC <br> R4 | DEC <br> R4 | CALLV <br> \#4 | BNZ <br> rel |
| D | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R} 5}$ | CMP <br> A,R5 | $\underset{\text { A,R5 }}{ }$ | $\underset{\text { A,R5 }}{\text { SUBC }}$ | $\mathrm{MOV}_{\mathrm{R} 5, \mathrm{~A}}$ | $\begin{array}{r} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 5 \end{array}$ | AND <br> A,R5 | OR <br> A,R5 | MOV <br> R5,\#d8 | CMP R5,\#d8 | SETB <br> dir:5 | BBS <br> dir: 5 ,rel | INC R5 | DEC <br> R5 | CALLV <br> \#5 | BZ <br> rel |
| E | $\text { MOV } \quad \text { A,R6 }$ | $\begin{array}{\|c\|} \hline \text { CMP } \\ \\ \text { A,R6 } \end{array}$ | $\begin{array}{r} \text { ADDC } \\ \quad \mathrm{A}, \mathrm{R} 6 \end{array}$ | $\begin{gathered} \text { SUBC } \\ \text { A,R6 } \end{gathered}$ | MOV | $\begin{array}{r} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 6 \end{array}$ | AND A,R6 | $\mathrm{OR}_{\mathrm{A}, \mathrm{R} 6}$ | MOV R6,\#d8 | CMP R6,\#d8 | SETB dir: 6 | BBS dir: 6,rel | INC R6 | DEC <br> R6 | CALLV \#6 | BGE <br> rel |
| F | MOV A,R7 | CMP A,R7 | $\begin{aligned} & \text { ADDC } \\ & \quad \mathrm{A}, \mathrm{R7} \end{aligned}$ | $\begin{aligned} & \text { SUBC } \\ & \quad \text { A,R7 } \end{aligned}$ | $\mathrm{MOV}_{\mathrm{R} 7, \mathrm{~A}}$ | XOR <br> A,R7 | AND A,R7 | OR A,R7 | MOV R7,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { R7,\#d8 } \end{aligned}$ | SETB dir: 7 | BBS dir: 7,rel | INC R7 | DEC R7 | CALLV \#7 | \|BLT <br> rel |

## MB89170/170A Series

## MASK OPTIONS

| No. | Part number | $\begin{aligned} & \text { MB89P173 } \\ & \text { MB89173 } \\ & \text { MB89174A } \end{aligned}$ | MB89P173-201 | MB89P175A | MB89PV170A |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Standard option product | Set with EPROM programmer | Setting not possible |
| 1 | Pull-up resistors <br> - P00 to P07, P10 to P17, <br> - P30 to P37, P40 to P44 | Can be selected per pin | All ports Fixed to no pullup resistor | Can be set per pin (However, P40 to P44 are available only for no pull-up resistor.) | All ports Fixed to no pullup resistor option |
| 2 | Power-on reset <br> - Power-on reset provided <br> - No power-on reset | Selectable | Fixed to no power-on reset option | Setting possible | Fixed to poweron reset option |
| 3 | Selection of oscillation stabilization time initial value (when operating at $\mathrm{F}_{\mathrm{CH}}=3.58 \mathrm{MHz}$ ) <br> (3: $2^{18} / \mathrm{F}$ сн (approx. 73.2 ms ) <br> 2: $2^{16 /} / \mathrm{Fch}$ (approx. 18.3 ms ) <br> 1: $2^{12} / \mathrm{Fch}_{\text {с }}$ (approx. 1.1 ms ) <br> $0: 2^{3} / \mathrm{F}_{\text {ch }}$ (approx. 0 ms ) | Selectable | Fixed to $2^{16} / \mathrm{Fch}^{\text {c }}$ | Setting possible | Fixed to $2^{18} / \mathrm{Fch}$ |
| 4 | Reset pin output <br> - Reset output enabled <br> - Reset output disabled | Selectable | Fixed to reset output option | Setting possible | Fixed to reset output option |
| 5 | Clock mode selection <br> - Dual-clock mode <br> - Single-clock mode | Selectable | Fixed to dual-clock mode | Setting possible | Fixed to dual-clock mode |

Note: Reset is input asynchronized with the internal clock whether power-on reset is provided or not.

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89173PF | 48-pin Plastic QFP |  |
| MB89174APF | (FPT-48P-M16) |  |
| MB89P173PF |  |  |
| MB89P175APF | 48-pin Ceramic MQFP <br> (MQP-48C-P01) |  |
| MB89PV170ACF |  |  |

## PACKAGE DIMENSIONS




## FUJITSU LIMITED

## For further information please contact:

Japan<br>FUJITSU LIMITED<br>Corporate Global Business Support Division<br>Electronic Devices<br>KAWASAKI PLANT, 4-1-1, Kamikodanaka<br>Nakahara-ku, Kawasaki-shi<br>Kanagawa 211-88, Japan<br>Tel: (044) 754-3763<br>Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH<br>Am Siebenstein 6-10<br>63303 Dreieich-Buchschlag<br>Germany<br>Tel: (06103) 690-0<br>Fax: (06103) 690-122<br>Asia Pacific<br>FUJITSU MICROELECTRONICS ASIA PTE. LIMITED \#05-08, 151 Lorong Chuan<br>New Tech Park<br>Singapore 556741<br>Tel: (65) 281-0770<br>Fax: (65) 281-0220

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    *: The power supply current is measured at the external clock.

